| Subject: | CFP: NANO-NET 2007: Second International Conference on Nano-Networks |
| Author: | Linda Jiang Xie <jxie1@uncc.edu> |
| Date: | 04-Apr-2007 18:15:19 |
|
We apologize in advance if you receive multiple copies of this CFP.
*******************************************************************
*******************************************************************
***** NANO-NET 2007 *****
Second International Conference on Nano-Networks
September 24-26, 2007
Catania, Italy
http://www.nanonets.org
In cooperation with ACM SIGARCH and SIGMICRO.
Sponsored by ICST and Create-Net.
CALL FOR PAPERS
*******************************************************************
*******************************************************************
The Nano-Net conference positions itself at the intersection of two
worlds, i.e., emerging nano-technologies on one-side, and network/
communication theory on the other side. The standing question that
this conference will address is: What are the new communication
paradigms that derive from the transition from micro- to nano-scale
devices? The related degrees of freedom and constraints associated
with these new technologies will change our notions about efficient
network and system design. Nano-Net provides a multi-disciplinary
forum for the discussion of new techniques in modeling, design,
simulation, and fabrication of network and communication systems at
the nano-scale.
Conference invites original technical papers that have not been
previously published and are not currently under review for
publication elsewhere.Contributions addressing all subjects related
to nano-technology and networking are solicited. Suggested topics
include, but are not limited to, the following:
1.Networks-on-Chip (NoC)
------------------------
Network architectures and topologies, NoC performance and trade-off
analysis, Energy efficiency and power management,CAD flows for NoCs
and MP-SoC platforms, Fault tolerance and reliability issues
2.Innovative System Interconnects
---------------------------------
Nano-technologies and devices for on-chip interconnects (CNTs,
semic., metallic and DNA-templated nanowires),Molecular,optical and
wireless interconnects, Interconnects for non-charge-based devices
3.Architectures and Systems for Nano-Networks
---------------------------------------------
Implications of nano-networks on processor & memory architectures
New computing paradigms for nano-networks, Hybrid CMOS-nano network
systems, Self-organization in nano-scale systems
4.Novel Information Theory Aspects of Nano-Networks
---------------------------------------------------
Re-configurability of nano-networks, Statistical mechanics approach
to nano-communications, Routing/addressing issues in nano-networks,
Nano-coding, Applications of complex networks theory
5.Modeling, and Simulation of Nano-Networks
-------------------------------------------
Physical characterization/modeling of nano-scale interconnects and
devices, Fault-tolerant aspects of nano-devices, Self-healing
properties of nano-networks, "Nano-CAD", Bio-inspired aspects
SUBMISSION INSTRUCTIONS:
Prospective authors are encouraged to submit a PDF version of the
full paper in English. Papers are limited to 5 two-column pages, in
a font no smaller than 10-points. Detailed submission guidelines
are available on the conference website: http://www.nanonets.org.
Presentation will be either oral or in poster format, as deemed
appropriate by the Technical Program Committee.
PUBLICATION:
All submitted papers will be subject to a rigorous peer-review.
Accepted papers will be published by the ACM in the Nano-Net
Conference Proceedings, and made available online through ACM
Digital Library. A selected number of high-quality papers will be
considered for publication in the ACM Journal on Emerging
Technologies in Computing Systems (JETC). Also, selected papers
with a strong nanoscale device component will be reviewed for
publication in a Special Section of the IEEE Transactions on
Nanotechnology.
SPECIAL SESSIONS:
Proposals for Special Sessions, especially focusing on future
applications of nano-networks are encouraged. Potential Special
Session organizers should submit a proposal of at most 5 pages,
including scope/motivation of the session, list of invited papers
(still subject to peer-review) and short-bio of the organizer(s).
Proposals should be submitted by e-mail to:
special-sessions@nanonets.org
Organization Committee:
=======================
GENERAL CHAIR
Salvatore Coffa, STMicroelectronics, Italy
GENERAL VICE CHAIRS
Ozgur B. Akan, Middle East Technical University, Turkey
Vijaykrishnan Narayanan, Penn State University, USA
TECHNICAL PROGRAM CHAIR
Mircea Stan, University of Virginia, USA
TECHNICAL PROGRAM CO-CHAIRS
Luca Benini, U. of Bologna, Italy
Kaustav Banerjee, UCSB, USA
Andre DeHon, UPenn, USA
Stephen Bush, GE Research, USA
Alexandre Schmid, EPFL, Switzerland
STEERING COMMITTEE
Imrich Chlamtac (Chair), Create-Net, Italy
Gian Mario Maggio, Create-Net, Italy
Roberto Zafalon, STMicroelectronics, Italy
INDUSTRIAL SPONSORSHIP CHAIR
Ali Keshavarzi, Intel, USA
FINANCE CHAIR
Karen Decker, ICST
PUBLICATIONS CHAIR
Michael Niemier, Georgia Tech, USA
PUBLICITY CHAIR
Jiang (Linda) Xie, UNC-Charlotte, USA
LOCAL ARRANGEMENTS CHAIR
Carlo Pistritto, STMicroelectronics, Italy
WEB CHAIR
Francesco Moschella, STMicroelectronics, Italy
CONFERENCE COORDINATOR
Kitti H. Kovacs, ICST-EU, Hungary
|
